지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.16 No.4
- 발행연도
- 2016.8
- 수록면
- 470 - 480 (11page)
이용수
초록· 키워드
오류제보하기
The reversal of a silicon chip to find out its security structure is common and possible at the present time. Thanks to reversing, it is possible to use a probing attack to obtain useful information such as personal information or a cryptographic key. For this reason, security-related blocks such as DES (Data Encryption Standard), AES (Advanced Encryption Standard), and RSA (Rivest Shamir Adleman) engines should be located in the lower layer of the chip to guard against a probing attack; in this regard, the addition of a silicon-surface-protection layer onto the chip surface is a crucial protective measure. But, for manufacturers, the implementation of an additional silicon layer is burdensome, because the addition of just one layer to a chip significantly increases the overall production cost; furthermore, the chip size is increased due to the bulk of the secure logic part and routing area of the silicon protection layer. To resolve this issue, this paper proposes a practical silicon-surface-protection method using a metal layer that increases the security level of the chip while minimizing its size and cost. The proposed method uses a shift register for the alternation and variation of the metal-layer data, and the inter-connection area is removed to minimize the size and cost of the chip in a more extensive manner than related methods.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. PREVIOUS WORKS FOR SILICON-SURFACE-PROTECTION METHODS
Ⅲ. PRACTICAL SILICONSURFACEPROTECTION REQUIREMENTS AND SUGGESTED SOLUTION
Ⅳ. PERFORMANCE MEASUREMENT
Ⅴ. CONCLUSIONS
REFERENCES
참고문헌 (13)
참고문헌 신청
[단행본] - Wolfgang Rankl / / SmartCard Handbook
[인터넷자원] - Christopher Tarnovsky / / ST19XL18P – K5F0A Teardown
[학술지(정기간행물)] - S´ebastien Briais / 2012 / 3D Hardware Canaries. In CHES / Lecture Notes in Computer Science
[인터넷자원] - Christopher Tarnovsky / / Black Hat DC 2010:Hacking the Smartcard Chip
[학술대회논문] - Sebastien Briais / 2012 / Random Active Shield / 2012Workshop on Fault Diagnosis and Tolerance in Cryptography(FDTC)
[인터넷자원] - Christopher Tarnovsky / / ST19XL18P – K5F0A Teardown
[학술지(정기간행물)] - S´ebastien Briais / 2012 / 3D Hardware Canaries. In CHES / Lecture Notes in Computer Science
[인터넷자원] - Christopher Tarnovsky / / Black Hat DC 2010:Hacking the Smartcard Chip
[학술대회논문] - Sebastien Briais / 2012 / Random Active Shield / 2012Workshop on Fault Diagnosis and Tolerance in Cryptography(FDTC)
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Through Silicon Via Allocation Method in 3D Network-on-Chip
대한전자공학회 학술대회
2019 .06
-
Optimum growth condition and electrical properties of CuGa0.5In0.5Se₂:Co(0.5 wt %) single crystal thin film for solar cell using hot wall epitaxy method
한국태양에너지학회 학술대회논문집
2017 .04
-
Chip-to-Chip 통신을 위한 8B/10B 프로토콜 기반의 고속 직렬 인터페이스 설계
한국통신학회 인공지능 학술대회 논문집
2024 .09
-
Secure Integrated Circuit with Physical Attack Detection based on Reconfigurable Top Metal Shield
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2019 .06
-
Design Consideration of a Secure Sensor Chip for Home Cancer Examination
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2015 .06
-
Optimization of Surface Properties of c-Si Solar Cells Using a SiOx Buffer Layer
AFORE
2024 .11
-
단일칩 LED와 RGB 멀티칩 LED의 백색광 특성 및 색 보임에 대한 주관평가 연구
조명·전기설비학회논문지
2015 .01
-
Practical Silicon-backside-protection Method for Abnormally Detection
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2019 .12
-
A Basic Study on Chip Size Determination of MOSFETs to Minimize Total Power Loss
ICPE(ISPE)논문집
2015 .06
-
소나무류 수관층 및 지표층의 CO<sub>2</sub>/non-CO<sub>2</sub> 배출량 분석 연구
한국안전학회지
2015 .01
-
In vitro 3D Multi-layer Vascularized Skin on a Chip System
한국고분자학회 학술대회 연구논문 초록집
2018 .10
-
단일-칩 기반 77GHz 차량용 레이더 시스템 개발
대한전자공학회 학술대회
2015 .06
-
3D Vascularized Vessel Network Platform for Tumor-on-a-Chip
대한기계학회 춘추학술대회
2020 .08
-
Current Status of Thin Film Silicon Solar Cells for High Efficiency
Current Photovoltaic Research
2017 .12
-
REPLACEMENT OF P-EMITTER LAYER WITH TRANSITION METAL OXIDE AS HOLE SELECTIVE CONTACT LAYER APPROACH ON HETEROJUNCTION CRYSTALLINE SILICON SOLAR CELL
AFORE
2018 .08
-
복제방지 칩을 이용한 임베디드 기반 보안 제어기
한국지능시스템학회 논문지
2018 .10
-
Flip-Chip용 접착제에 따른 CSP(Chip Scale Package) LED의 열특성에 관한 연구
한국조명·전기설비학회 학술대회논문집
2016 .05
-
Chip-on-Chip Stack 기술을 적용한 산업용 파워모듈의 접합부 열화 특성
대한용접학회 특별강연 및 학술발표대회 개요집
2020 .11
-
System-on-Chip Single Event Effect hardening design and validation using proton irradiation
Nuclear Engineering and Technology
2023 .03
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2017-569-001108886